



FIG. 1 (PRIOR ART)





DATA ON SYSTEM BUS 105

105

104

201	00	01	10	11	
301	Α	В	С	D	
302 303 304 305 306 307	Е	F F	G	Н	
303	1	J	K	L	
304	M	N	0	Р	
305	Q	R	S	Т	
300	U	V	W	Х	
307	Υ	Z	х	Х]

FIG. 4

DATA TO MEMORY 104

401	00	01	10	11	
401 \	Х	×	×	Α	│
\	В	С	D	Е]
403 \	F	G	Н	I	7
404 \	J	K	L	М	
406	N	0	Р	Q	
407	R	S	Т	U	
408	V	W	X	Υ	
400	Z	х	х	х	

FIG. 5




FIG. 6




FIG. 7




FIG. 8

psi_2pwa_bypass =1






FIG. 9



FLY-BY READ (MEMORY CONTROL DEVICE 103)

FIG. 10



FLY-BY WRITE (SLAVE PERIPHERAL DEVICE 102)

psi_2pra_preload = 0

 $psi_2sb_d[31:0] = 0$ psi_2pra_bypass =1

DATA IN MAIN MEMORY 104

	ADDR	00	01	10	11	104
ſ	A1	Х	А	В	С	7 🗸
	A2	D	E	F	G	
	A3	Н	ı	J	K	
	A4	L	М	N	0	
	A5	Р	Q	×	х	
	A6	Х	х	х	Х	

FIG. 12

DATA, ADDRESS AND BYTE-ENABLES ON SYSTEM BUS 105

ADDR	00	01	10	11	BE	105
A1	Х	х	×	×	0000	
A1	Α	В	С	D	1111	
A2	Е	F	G	Н	1111	
A3	ı	J	K	L	1111	
A4	М	N	0	Р	1111	
A5	Q	Х	x	х	1000	

FIG. 13

DATA AND BYTE ENABLES RECEIVED BY SLAVE PERIPHERAL 113

00	01	10	11	BE	113
Х	×	х	х	0000] 🗸
Х	×	х	Α	0001	
В	С	D	E	1111	
F	G	Н	ļ.	1111	
J	K	L	M	1111	
N	0	Р	Q	1111	

FIG. 14

